Please wait a minute...
Frontiers of Information Technology & Electronic Engineering

ISSN 2095-9184

Frontiers of Information Technology & Electronic Engineering  2020, Vol. 21 Issue (4): 615-628   https://doi.org/10.1631/FITEE.1800681
  本期目录
基于现场可编程门阵列的不同数据路径架构 ANU轻量级密码的设计与实现
DAHIPHALE Vijay1(), BANSOD Gaurav1(), ZAMBARE Ankur1, PISHAROTY Narayan2
1. 浦那计算机技术学院,印度浦那,411043
2. Iziel医疗私人有限公司,印度浦那,411028
Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA
Vijay DAHIPHALE1(), Gaurav BANSOD1(), Ankur ZAMBARE1, Narayan PISHAROTY2
1. Pune Institute of Computer Technology, Pune 411043, India
2. Iziel Healthcare Pvt. Ltd., Pune 411028, India
 全文: PDF(1013 KB)  
摘要:

自物联网(IoT)诞生以来,数据与系统安全一直是开发者关注的重点。由于大多数物联网设备在8位控制器上运行,其容量和计算力有限,因此需要使用轻量级密码在发送端和接收端分别进行加密和解密。提出用于ANU密码硬件实现的新架构,并给出每一架构的相关结果。在相同实施条件下,在4种不同现场可编程门阵列(FPGA)上分别以4位、8位、16位和32位的数据路径尺寸实现ANU密码,并比较每一性能指标。与以往ANU密码架构不同,新架构具有用于高吞吐量和硬件优化的并行替换盒(S盒)。通过不同数据路径设计,在资源极其有限的系统中,ANU密码被证明是实现安全性的最佳选择。

Abstract

Since the dawn of the Internet of Things (IoT), data and system security has been the major concern for developers. Because most IoT devices operate on 8-bit controllers with limited storage and computation power, encryption and decryption need to be implemented at the transmitting and receiving ends, respectively, using lightweight ciphers. We present novel architectures for hardware implementation for the ANU cipher and present results associated with each architecture. The ANU cipher is implemented at 4-, 8-, 16-, and 32-bit datapath sizes on four different field-programmable gate array (FPGA) platforms under the same implementation condition, and the results are compared on every performance metric. Unlike previous ANU architectures, the new architectures have parallel substitution boxes (S-boxes) for high throughput and hardware optimization. With these different datapath designs, ANU cipher proves to be the obvious choice for implementing security in extremely resourceconstrained systems.

Key wordsLightweight cryptography    Internet of Things (IoT)    Embedded security    Encryption    FPGA    Datapath design
收稿日期: 2018-10-29      出版日期: 2020-05-13
通讯作者: DAHIPHALE Vijay,BANSOD Gaurav     E-mail: vijaydahiphale96@gmail.com;gaurav249@gmail.com
Corresponding Author(s): Vijay DAHIPHALE,Gaurav BANSOD   
 引用本文:   
DAHIPHALE Vijay, BANSOD Gaurav, ZAMBARE Ankur, PISHAROTY Narayan. 基于现场可编程门阵列的不同数据路径架构 ANU轻量级密码的设计与实现[J]. Frontiers of Information Technology & Electronic Engineering, 2020, 21(4): 615-628.
Vijay DAHIPHALE, Gaurav BANSOD, Ankur ZAMBARE, Narayan PISHAROTY. Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA. Front. Inform. Technol. Electron. Eng, 2020, 21(4): 615-628.
 链接本文:  
https://academic.hep.com.cn/fitee/CN/10.1631/FITEE.1800681
https://academic.hep.com.cn/fitee/CN/Y2020/V21/I4/615
[1] FITEE-0615-20009-VD_suppl_1 Download
[2] FITEE-0615-20009-VD_suppl_2 Download
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed