1. Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China 2. University of Chinese Academy of Sciences, Beijing 100029, China
A wide-range tracking technique for clock and data recovery (CDR) circuit is presented. Compared to the traditional technique, a digital CDR controller with calibration is adopted to extend the tracking range. Because of the use of digital circuits in the design, CDR is not sensitive to process and power supply variations. To verify the technique, the whole CDR circuit is implemented using 65-nm CMOS technology. Measurements show that the tracking range of CDR is greater than ±6×10−3 at 5 Gb/s. The receiver has good jitter tolerance performance and achieves a bit error rate of<10–12. The re-timed and re-multiplexed serial data has a root-mean-square jitter of 6.7 ps.
Abiri,B., Sheikholeslami, A., Tamura,H. , et al., 2011. A 5Gb/s adaptive DFE for 2x blind ADC-based CDR in 65nm CMOS. IEEE Int. Solid-State Circuits Conf., p.436–438.
2
Agrawal,A., Liu,A., Hanumolu,P.K. , et al., 2009. An 8×5 Gb/s parallel receiver with collaborative timing recovery. IEEE J. Sol.-State Circ., 44(11):3120–3130.
3
Anand,S.B., Razavi, B., 2001. A CMOS clock recovery circuit for 2.5-Gb/s NRZ data. IEEE J. Sol.-State Circ., 36(3): 432–439.
4
Coban,A.L., Koroglu, M.H., Ahmed,K.A. , 2005. A 2.5-3.125-Gb/s quad transceiver with second-order analog DLLbased CDRs. IEEE J. Sol.-State Circ., 40(9):1940–1947.
5
Kalantari,N., Buckwalter, J.F., 2013. A multichannel serial link receiver with dual-loop clock-and-data recovery and channel equalization. IEEE Trans. Circ. Syst. I, 60(11): 2920–2931.
6
Leibowitz,B.S., Kizer, J., Lee,H. , et al., 2007. A 7.5 Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered CDR. IEEE Int. Solid-State Circuits Conf., p.228–599.
7
Nikolic,B., Oklobdzija, V.G., Stojanovic,V. , et al., 2000. Improved sense-amplifier-based flip-flop: design and measurements. IEEE J. Sol.-State Circ., 35(6):876–884.
8
Niu,Y., Wu,L.J., Liu,Y., et al., 2013. A 10 Gbps in-line network security processor based on configurable heteromulti-cores. J. Zhejiang Univ.-Sci. C (Comput. & Electron.), 14(8):642–651.
9
Razavi,B., 2003. Designing bangbang PLLs for clock and data recovery in serial data transmission systems. In: Razavi, B. (Ed.), Phase-Locking in High-Performance Systems: from Devices to Architectures. Wiley-IEEE Press, p.34–45.
10
Sarvari,S., Tahmoureszadeh, T., Sheikholeslami,A. , et al., 2010. A 5 Gb/s speculative DFE for 2× blind ADC-based receivers in 65-nm CMOS. IEEE Symp. on VLSI Circuits, p.69–70.
11
Sidiropoulos,S., Horowitz, M., 1997. A semidigital dual delay-locked loop. IEEE J. Sol.-State Circ., 32(11):1683–1692.
12
Tamura,H., Kibune, M., Takahashi,Y. , et al., 2001. 5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking. IEEE Int. Solid-State Circuits Conf., p.64–65.
13
Weinlader,D.K., 2001. Precision CMOS Receivers for VLSI Testing Application. PhD Thesis, Stanford University, USA.
14
Yang,X.B., Chi,B.Y., Wei,M., et al., 2013. A half-rate CDR with DCD cleaning up and quadrature clock calibration for 20 Gbps 60 GHz communication in 65 nm CMOS. IEEE Int. Symp. on Circuits and Systems, p.962–965.
