Please wait a minute...
Frontiers of Information Technology & Electronic Engineering

ISSN 2095-9184

Frontiers of Information Technology & Electronic Engineering  2024, Vol. 25 Issue (4): 485-499   https://doi.org/10.1631/FITEE.2300454
  本期目录
基于Sense-Switch型pFLASH的FPGA可编程逻辑单元的设计与验证
曹正州(), 刘国柱, 张艳飞, 单悦尔, 徐玉婷
中国电子科技集团公司第58研究所, 中国无锡市, 214035
Design and verification of an FPGA programmable logic element based on Sense-Switch Pflash
Zhengzhou CAO(), Guozhu LIU, Yanfei ZHANG, Yueer SHAN, Yuting XU
No. 58 Research Institute, China Electronics Technology Group Corporation, Wuxi 214035, China
 全文: PDF(3987 KB)  
摘要:

本文提出一种基于Sense-Switch型pFLASH技术的可编程逻辑单元(PLE)。通过对Sense-Switch型pFLASH进行编程,实现所有的三位查找表(LUT3)功能、部分LUT4功能、锁存器功能以及带使能和复位的DFF功能。因为PLE使用了一种选择运算逻辑(COOL)的方法来运算逻辑函数,它允许使用任意组合逻辑和寄存器的比例来实现任意逻辑电路。这一本质特性使其在精细粒度方面接近于基本的ASIC单元,从而允许类似ASIC的基于单元的映射器应用其所有的优化潜力。对Sense-Switch型pFLASH和PLE电路的实测结果表明Sense-Switch型pFLASH的“开态”驱动电流约为245.52 μA、“关态”漏电流约为0.1 pA;PLE的可编程功能正常工作;典型的组合逻辑运算AND3的延迟为0.69 ns、时序逻辑DFF的延迟为0.65 ns,均满足设计技术指标的要求。

Abstract

This paper proposes a kind of programmable logic element (PLE) based on Sense-Switch pFLASH technology. By programming Sense-Switch pFLASH, all three-bit look-up table (LUT3) functions, partial four-bit look-up table (LUT4) functions, latch functions, and d flip flop (DFF) with enable and reset functions can be realized. Because PLE uses a choice of operational logic (COOL) approach for the operation of logic functions, it allows any logic circuit to be implemented at any ratio of combinatorial logic to register. This intrinsic property makes it close to the basic application specific integrated circuit (ASIC) cell in terms of fine granularity, thus allowing ASIC-like cell-based mappers to apply all their optimization potential. By measuring Sense-Switch pFLASH and PLE circuits, the results show that the “on” state driving current of the Sense-Switch pFLASH is about 245.52 μA, and that the “off” state leakage current is about 0.1 pA. The programmable function of PLE works normally. The delay of the typical combinatorial logic operation AND3 is 0.69 ns, and the delay of the sequential logic operation DFF is 0.65 ns, both of which meet the requirements of the design technical index.

Key wordsField programmable gate array (FPGA)    Programmable logic element (PLE)    Boolean logic operation    Look-up table    Sense-Switch pFLASH    Threshold voltage
收稿日期: 2023-07-05      出版日期: 2024-05-27
通讯作者: 曹正州     E-mail: caozhengzhou@163.com
Corresponding Author(s): Zhengzhou CAO   
 引用本文:   
曹正州, 刘国柱, 张艳飞, 单悦尔, 徐玉婷. 基于Sense-Switch型pFLASH的FPGA可编程逻辑单元的设计与验证[J]. Frontiers of Information Technology & Electronic Engineering, 2024, 25(4): 485-499.
Zhengzhou CAO, Guozhu LIU, Yanfei ZHANG, Yueer SHAN, Yuting XU. Design and verification of an FPGA programmable logic element based on Sense-Switch Pflash. Front. Inform. Technol. Electron. Eng, 2024, 25(4): 485-499.
 链接本文:  
https://academic.hep.com.cn/fitee/CN/10.1631/FITEE.2300454
https://academic.hep.com.cn/fitee/CN/Y2024/V25/I4/485
[1] FITEE-0485-24001-ZZC_suppl_1 Download
[2] FITEE-0485-24001-ZZC_suppl_2 Download
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed